
Prof. Dr. Dirk W. Hoffmann
| Gebäude: | E |
|---|---|
| Raum: | 211 |
| Telefon: | +49 721 925-1496 |
| Fax: | +49 721 925-1509 |
Publikationen
Bücher
|
Grundlagen der Technischen Informatik
2. Auflage
Carl-Hanser-Verlag, 2009
ISBN 978-3-446-42150-9
|
|
|---|---|
|
Theoretische Informatik
Carl-Hanser-Verlag, 2009
ISBN 3-446-41511-4
|
|
|
Software-Qualität
Springer-Verlag, 2008
ISBN 3-540-76322-8
|
|
|
Grundlagen der Technischen Informatik
Carl-Hanser-Verlag, 2007
ISBN 3-446-40691-3
|
Buchbeiträge
|
Kapitel "Zahlensysteme und Codierung", in
Taschenbuch Digitaltechnik
Carl-Hanser-Verlag, 2. Auflage, 2007
ISBN 9783446409033
|
|
|---|---|
|
Kapitel "Smalltalk" und Kapitel "Eiffel", in
Taschenbuch Programmiersprachen
Carl-Hanser-Verlag, 2. Auflage, 2007
ISBN 9783446407442
|
|
|
Kapitel "Eiffel" und Kapitel "Smalltalk", in
Handbuch Programmiersprachen
Carl-Hanser-Verlag, 2006
ISBN 3446405585
|
Dissertation
|
Automatic Design Error Correction of Combinational Circuits
Logos Verlag, 2001
ISBN 3-89722-609-X
|
|---|
Nationale und internationale Konferenzen
|
Formal semantics of behavioral SystemC
Proceedings of the 4th Design, Automation, and Test Conference in Europe (DATE)
Munich, Germany, 2001
|
[ pdf ] |
|---|---|
|
Simulation-guided property checking based on multi-valued AR-automata
Proceedings of the 4th Design, Automation, and Test Conference in Europe (DATE)
Munich, Germany, 2001
|
[ ps ] |
|
Efficient design error correction of digital circuits
Proceedings of the 18th IEEE Conference on Computer Design (ICCD)
Austin, Texas, USA, 2000
|
[ ps ] |
|
Can automatic design error correction be applied to large circuits?
Proceedings of the Symposium on Digital System Design (DSD)
Maastricht, The Netherlands, 2000
|
[ ps ] |
|
Simiulation meets verification - verifying temporal properties in SystemC
Proceedings of the Symposium on Digital System Design (DSD)
Maastricht, The Netherlands, 2000
|
[ ps ] |
|
Simulation based validation of FLTL formulas in executable system descriptions
Proceedings of the Forum on Design Languages (FDL)
Tübingen, Germany, 2000
|
[ ps ] |
|
Exploiting hierarchy for multiple error correction of combinational circuits
Proceedings of the 3rd Design, Automation, and Test Conference in Europe (DATE)
Paris, France, 2000
|
[ ps ] |
|
Checking temporal properties under simulation of executable system descriptions
Proceedings of the IEEE International High-level Design and Test Workshop (HLDVT)
San Francisco, USA, 2000
|
[ ps ] |
|
Automatic error correction of tri-state circuits
Proceedings of the 17th IEEE International Conference on Computer Design (ICCD)
Austin, Texas, USA, 1999
|
[ ps ] |
|
Automatic error correction of large circuits using boolean decomposition and abstraction
Proceedings of the Conference on Correct Hardware Design and Verification Methods (CHARME)
Bad Herrenalb, Germany, 1999
|
[ ps ] |
|
A HOL conversion for translating LTL to omega-automata
Proceedings of the Conference of Theorem Proving in Higher-order Logic (TPHOL)
Nice, France, 1999
|
[ ps ] |
Prof. Dr. Dirk W. Hoffmann
