Banner

Literaturreferenzen

Allgemeine Literatur


Die folgenden Pulbikationen decken ähnliche Stoffgebiete ab oder vertiefen einzelne Gebiete in eine spezielle Richtung. Sie sind uneingeschränkt lesenswert!

Cover
Siemers, Sikora:
Taschenbuch Digitaltechnik
Hanser-Verlag, 2007
Cover
Beuth:
Elektronik 4. Digitaltechnik
Vogel-Verlag, 2006
Cover
Skriptum zur Vorlesung
"Technische Informatik" der Universität Karlsruhe
Erhältlich über den Skripten-Verkauf der Universität
Cover
Becker, Molitor:
Technische Informatik: Eine einführende Darstellung
Oldenbourg, 2008
Cover
Tanenbaum
Computerarchitektur
Pearson-Studium, 2005
Cover
Patterson, Hennessy
Rechnerorganisation und -entwurf
Spektrum Akademischer Verlag, 2005
Cover
Modrow
Technische Informatik mit Delphi
Books on Demand, 2004
In diesem Buch wird ein eleganter 4-Bit-Modellprozessor
entwickelt, der über einen reduzierten Befehlssatz
verfügt, dafür aber mit extrem wenigen Gattern auskommt.

Einzelnachweise


  1. Akers, S. B.: Binary Decision Diagrams. In: IEEE Transactions on Computers C-27 (1978), June, Nr. 6
  2. Aliprand, J.: The Unicode Standard Version 4.0. Boston: Addison-Wesley, 2003
  3. Ashar, P.; Devadas, S.; Ghosh, A.: Boolean Satisfiability and Equivalence Using General Binary Decision Diagrams. In: International Conference on Computer Design (ICCD), IEEE Computer Society Press, 1991, S. 259--264
  4. Backus, J.: Can Programming be Liberated from the Von-Neumann Style? A Functional Style and its Algebra of Programs. In: Communications of the ACM 21 (1978), August, Nr. 8, S. 613--641
  5. Bahar, R. I.; Frohm, E. A.; Gaona, C. M.; Hachtel, G. D.; Macii, E.; Pardo, A.; Somenzi, F.: Algebraic Decision Diagrams and their Applications. In: International Conference on Computer Aided Design (ICCAD). Santa Clara, CA: IEEE Computer Society Press, November 1993, S. 188--191
  6. Bardeen, J.; Brattain, W. H.: The Transistor, a Semi-conductor Triode. In: Physical Review 74 (1948)
  7. Bell, C. G.; Newell, A.: Computer-Structures: Readings and Examples. New York: McGraw-Hill, 1971
  8. Bell Telephone Laboratories (Hrsg.): Press Release. July. 463 West Street, New York 14, Chelsea: Bell Telephone Laboratories, 1948
  9. Boole, G.: An Investigation of the Laws of Thought. London: Walton and Maberley, 1854. -- Nachgedruckt in BoCo03
  10. Boole, G.; Corcoran, J.: The Laws of Thought (Reprint). New York: Prometheus Books, 2003
  11. Brace, K. S.; Rudell, R. L.; Bryant, R. E.: Efficient Implementation of a BDD Package. In: Proceedings of the ACM/IEEE Design Automation Conference (DAC). Orlando, Florida: IEEE Computer Society Press, June 1990, S. 40--45
  12. Bryant, R. E.: Graph-based Algorithms for Boolean Function Manipulation. In: IEEE Transactions on Computers C-35 (1986), August, Nr. 8, S. 677--691
  13. Bryant, R. E.: Binary Decision Diagrams and Beyond: Enabling Technologies for Formal Verification. In: International Conference on Computer Aided Design (ICCAD), 1995, S. 236--243
  14. Burks, A. W.; Goldstine, H. H.; von Neumann, J.: Preliminary Discussions of the Logic Design of an Electronic Computing Instrument. Nachgedruckt in BeNe71, 1946
  15. Campbell-Kelly, M.; Aspray, W.: Computer : A History of the Information Machine. New York: Basic Books, 1996
  16. Clarke, E.; Fujita, M.; Zhao, X.: Multi-terminal Decision Diagrams and Hybrid Decision Diagrams. 1996. -- In: Representations of Discrete Functions SaFu96
  17. Cocke, J.; Sweeney, D. W.: High Speed Arithmetic in a Parallel Device. February 1957. -- Technical Report, IBM
  18. Conti, C. J.; Gibson, D. H.; Pitkowsky, S. H.: Structural Aspects of the System/360 Model 85 I: General Organization. In: IBM Systems Journal 7 (1968), Nr. 1, S. 2--14
  19. Curnow, H. J.; Wichmann, B. A.: A Synthetic Benchmark. In: The Computer Journal 19 (1976), Nr. 1, S. 43--49
  20. Dadda, L.: Some Schemes for Parallel Multipliers. In: Alta Frequenza 34 (1965), S. 349 -- 356
  21. Dahn, B. I.: Robbins Algebras are Boolean: A Revision of McCune's Computer Generated Solution of Robbins Problem. In: Journal of Algebra 208 (1998), S. 526--532
  22. Dausmann, M.; Br"ockl, U.; Goll, J.: C als erste Programmiersprache. Vom Einsteiger zum Profi. Wiesbaden: Teubner Verlag, 2005
  23. Drechsler, R.; Becker, B.: Ordered Kronecker Functional Decision Diagrams -- a Data Structure for Representation and Manipulation of Boolean Functions. In: IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems 17 (1998), Nr. 10, S. 965--973
  24. Edelman, A.: The Mathematics of the Pentium Devision Bug. In: SIAM Review 39 (1997), March, Nr. 39, S. 54--67
  25. Fleming, P. J.; Wallace, J. J.: How Not To Lie With Statistics: The Correct Way To Summarize Benchmark Results. In: Communications of the ACM 29 (1986), Nr. 3, S. 218--221
  26. Flik, T.: Mikroprozessortechnik. Berlin, Heidelberg, New York: Springer-Verlag, 2005
  27. Flynn, M.: Very High-Speed Computing Systems. In: Proceedings of the IEEE 54 (1966), December, Nr. 12, S. 1901--1909
  28. Flynn, M.: Some Computer Organizations and their Effectiveness. In: IEEE Transactions on Computers 21 (1972), Nr. 9, S. 948--960
  29. Fujita, M.; McGeer, P. C.; Yang, J. C.-Y.: Multi-Terminal Binary Decision Diagrams: An Efficient Data Structure for Matrix Representation. In: Formal Methods in System Design 10 (1997), Nr. 2-3, S. 149--169
  30. Gillam, R.: Unicode Demystified, a Practical Programmer's Guide to the Encoding Standard. Boston: Addison-Wesley, 2003
  31. Gladstone-Millar, L.: John Napier: Logarithm John. Edinburgh: NMS Enterprises Limited, 2003
  32. Goldstine, H. H.: The Computer: From Pascal to von Neumann. Princeton, NJ: Princeton University Press, 1972
  33. Gray, F.: U.S. Patent No. 2.632.058. 1953
  34. Hally, M.: Electronic Brains: Stories from the Dawn of the Computer Age. Washington, D.C.: Joseph Henry Press, 2005
  35. Halmos, P. R.: Lectures on Boolean Algebras. Berlin, Heidelberg, New York: Springer-Verlag, 1974
  36. Hamming, R. W.: Error-detecting and Error-correcting Codes. In: Bell System Technical Journal 2 (1950), Nr. 29, S. 147--160
  37. Hamming, R. W.: Coding and Information Theory. Englewood Cliffs, NJ: Prentice Hall, 1980
  38. Hartshorne, C.; Weiss, P.: Collected Papers of Charles Sanders Peirce. Bd. 4. Cambridge, MA: Harvard University Press, 1960
  39. Hennessy, J. L.; Patterson, D. A.: Computer Architecture: A Quantitative Approach. San Francisco: Morgan Kaufmann, 2001
  40. Huntington, E. V.: Sets of Independent Postulates for the Algebra of Logic. In: Transactions of the American Mathematical Society 5 (1904), S. 288--309
  41. Huntington, E. V.: New Sets of Independent Postulates for the Algebra of Logic. In: Transactions of the American Mathematical Society 35 (1933), S. 274--304
  42. Huntington, E. V.: Boolean Algebras: A Correction. In: Transactions of the American Mathematical Society 35 (1933b), S. 557--558
  43. Hyman, A.: Charles Babbage: 1791 -- 1871; Philosoph, Mathematiker, Computerpionier. Stuttgart: Klett-Cotta, 1987
  44. Jackson, T.: Inside Intel. New York: Dutton Books, 1999
  45. Josephson, M.: Edison: A Biography. New York: John Wiley and Sons, 1992
  46. Jouppi, N. P.; Wall, D. W.: Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines. In: Proceedings of the third conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), IEEE/ACM, April 1989, S. 272--282
  47. Karnaugh, M.: The Map Method for Synthesis of Combinational Logic Circuits. In: Transactions of the AIEE, Communications and Electronics 72 (1943), S. 593--599
  48. Kernighan, B. W.: Programmieren in C. M"unchen: Hanser Fachbuchverlag, 1990
  49. Kilburn, T.; Edwards, D. B. G.; Lanigan, M. J.; Summer, F. H.: One-level Storage System. In: IRE Transactions on Electronic Computers EC-11 (1962), April, S. 223--235
  50. Koenig, A.: C Traps and Pitfalls. Reading, MA: Addison-Wesley, 1989
  51. Kogge, P. M.: The Architecture of Pipelined Computers. Washington: Hemisphere Publ. Co., 1981
  52. Lee, C. Y.: Representation of Switching Circuits by Binary Decision Diagrams. In: Bell Systems Technical Journal 38 (1959), S. 985--999
  53. Lee, J. F. K.; Smith, A. J.: Branch Prediction Strategies and Branch Target Buffer Design. In: IEEE Computer 17 (1984), January, Nr. 1, S. 6--22
  54. Lilienfeld, J. E.: Method and Apparatus for Controlling Electric Currents. U.S. Patent 1,745,175, 1926
  55. Lilienfeld, J. E.: Device for Controlling Electric Current. U.S. Patent 1,900,018, 1928
  56. Linden, P. van d.: Expert C Programming -- Deep C Secrets. Englewood Cliffs, NJ: SunSoft Press, Prentice Hall, 1994
  57. Marshall, E.: Fatal Error: How Patriot Overlooked a Scud. In: Times Magazine 13 (1992), March
  58. McCluskey, E. J.: Minimization of Boolean Functions. In: Bell Systems Technical Journal 35 (1956), November, Nr. 6, S. 1417--1444
  59. McCune, W.: Robbins Algebras are Boolean. In: Association for Automated Reasoning Newsletter 35 (1996), S. 1--3
  60. McCune, W.: Solution of the Robbins Problem. In: Journal of Automated Reasoning 19 (1997), Nr. 3, S. 263--276
  61. Micheli, G. D.: Synthesis and Optimization of Digital Circuits. New York: McGraw-Hill, 1994
  62. Minato, S.: Zero-suppressed BDDs for Set Manipulation in Combinatorial Problems. In: Proceedings of the ACM/IEEE Design Automation Conference (DAC). Dallas, TX: ACM Press, June 1993, S. 272--277
  63. Monk, J. D.; Bonnet, R.: Handbook of Boolean Algebras: 1. Amsterdam: Elsevier-Verlag, 1989
  64. Monk, J. D.; Bonnet, R.: Handbook of Boolean Algebras: 2. Amsterdam: North-Holland Publishing, 1989
  65. Monk, J. D.; Bonnet, R.: Handbook of Boolean Algebras: 3. Amsterdam: North-Holland Publishing, 1989
  66. Moore, G.: Cramming More Components onto Integrated Circuits. In: Electronics Magazine 38 (1965), April, Nr. 8
  67. Morgan, A. D.: Induction (Mathematics). Society for the Diffusion of Useful Knowledge, 1838
  68. Morgan, A. D.: On the Symbols of Logic, the Theory of the Syllogism, and in particular of the Copula. In: Transactions of the Cambridge Philosophical Society 9 (1850)
  69. Morgan, A. D.: Formal Logic: The Calculus of Inference, Necessary and Probale. Honolulu, Hawaii: University Press of the Pacific, 2003
  70. Patterson, D.; Sequin, C.: RISC I: A Reduced Instruction Set VLSI Computer. In: Proceedings of the 8th Annual Symposium on Computer Architecture. Minneapolis, Minnesota, USA: IEEE Computer Society Press, 1981, S. 443--457
  71. Pratt, V.: Anatomy of the Pentium Bug. In: Proceedings of the International Joint Conference on Theory and Practice of Software Development (TAPSOFT) 915 (1995), S. 97--107
  72. Pugh, E. W.; Johnson, L. R.; Palmer, J. H.: IBM's 360 and Early 370 Systems. Cambridge: MIT Press, 1991
  73. Quine, W. V. O.: A Way To Simplify Truth Functions. In: American Mathematical Monthly 62 (1955), S. 627--631
  74. Robertson, J. E.: A New Class of Digital Division Methods. In: IRE Transactions Electronic Computers 7 (1958), September, Nr. 7, S. 218--222
  75. Sasao, T.; Fujita, M.: Representations of Discrete Functions. Norwell, MA: Kluwer Academic Publishers, 1996
  76. Shannon, C. E.: The Synthesis of Two-terminal Switching Circuits. In: Bell Systems Technical Journal (1948)
  77. Sheffer, H. M.: A Set of Five Independent Postulates for Boolean Algebras, with Application to Logical Constants. In: Transactions of the American Mathematical Society 14 (1913), S. 481--488
  78. Shockley, W.: The Theory of P-N Junctions in Semiconductors and P-N Junction Transistors. In: Bell System Technical Journal 3 (1949), Nr. 28, S. 435--489
  79. Siewiorek, D. P.; Bell, C. G.; Newell, A.: Computer Structures: Principles and Examples. Auckland: McGraw-Hill, 1984
  80. Smith, A. J.: Cache Memories. In: ACM Computing Surveys 14 (1982), September, Nr. 3, S. 473--530
  81. Smith, J. E.: Characterizing Computer Performance with a Single Number. In: Communications of the ACM 31 (1988), Nr. 10, S. 1202--1206
  82. SPEC: SPEC Benchmark Suite Release 1.0. Santa Clara, CA, October 2 2000
  83. Stern, N.: Who Invented the First Electronic Digital Computer? In: Annals of the History of Computing 2 (1980), October, Nr. 4, S. 375--376
  84. Tocher, K. D.: Techniques of Multiplication and Division for Automatic Binary Computers. In: IRE Quaterly Journal of Mech. Applied Math. 11 (1958), July -- September, Nr. 11, S. 364 -- 384
  85. Townsend, W. J.; E. E. Swartzlander, Jr.; Abraham, J. A.: A Comparison of Dadda and Wallace Multiplier Delays. In: SPIE Advanced Signal Processing Algorithms, Architectures, and Implementations XIII Bd. 5205. San Diego: SPIE Proceedings, August 2003, S. 552--560
  86. Veitch, E. W.: A Chart Method for Simplifying Truth Functions. In: Proceedings of the Association of Computing Machinery (1952)
  87. Wackerly, J.: Microcomputer Architecture and Programming. New York: John Wiley and Sons, 1989
  88. Wallace, C. S.: A Suggestion for a Fast Multiplier. In: IEEE Transactions on Computers 13 (1964), S. 14 -- 17
  89. Weicker, R.: Dhrystone: A Synthetic Systems Programming Benchmark. In: Communications of the ACM 27 (1984), Nr. 10, S. 1013--1030
  90. Weicker, R.: Dhrystone Benchmark: Rationale for Version 2 and Measurement Rules. In: ACM SIGPLAN Notices 23 (1988), Nr. 8, S. 49--62
  91. Williams, M. R.: A History of Computing Technology. Los Alamitos, CA: IEEE Computer Society Press, 1997
  92. Zuse, K.: Der Computer -- Mein Lebenswerk. Berlin, Heidelberg, New York: Springer-Verlag, 1993